Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

Voting Machine-Digital Logic Design-Lab Assignment, Exercises of Digital Logic Design and Programming

This course includes logic operators, gates, combinational and sequential circuits are studied along with their constituent elements comprising adders, decoders, encoders, multiplexers, as well as latches, flip-flops, counters and registers. This lab includes: Voting, Machine, Multiplexer, Implement, BCD, 7-segment, Decoder, Boolean, Function, Truth, Table, Block, Diagram

Typology: Exercises

2011/2012
On special offer
30 Points
Discount

Limited-time offer


Uploaded on 08/07/2012

anjushree
anjushree 🇮🇳

4.3

(53)

147 documents

1 / 6

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
Department of Electrical Engineering
Faculty Member:____________________
Dated: ________________
Semester:_____________
Section: ________________
EE-241: Digital Logic Design
Lab11: Voting Machine
Name
Reg. No.
Report
Marks / 10
Viva
Marks / 5
Total/15
docsity.com
pf3
pf4
pf5
Discount

On special offer

Partial preview of the text

Download Voting Machine-Digital Logic Design-Lab Assignment and more Exercises Digital Logic Design and Programming in PDF only on Docsity!

Department of Electrical Engineering

Faculty Member:____________________ Dated: ________________

Semester:_____________ Section: ________________

EE-241: Digital Logic Design

Lab11: Voting Machine

Name Reg. No. Report

Marks / 10

Viva Marks / 5

Total/

Lab 7: Voting Machine

A. Pre-Lab Tasks

  1. Draw the Logic Diagram for a 4 to 1 MUX and also give its Truth Table and Block Diagram Representation. (1 Mark)
  2. For implementing a Boolean function of n variables, a MUX with how many Selection Lines and Inputs is needed? (0.25 Mark)
  3. For implementing the Function F(x,y,z)=∑(1,2,6,7) a MUX with how many selection lines is needed? (0.25 Mark)
  4. Implement the above function (Draw its Logic Diagram) F with the MUX suggested in answer to above question. (1 Mark)

This Lab Activity has been designed to familiarize the student with use of multiplexer to implement a Boolean function and using BCD to Seven Segment Decoder to drive the 7- segment Display.

 The first thing to know is the working of Multiplexer and how it can be used to implement a Boolean function.  Next you will learn how to use seven segment decoder IC  Next you will design a circuit for the given problem and implement it using a MUX and other basic gates.  There are related questions at the end of this activity. Give complete answers. Use diagrams if needed for clarity.

  1. There are four inputs to this machine (one for each member) and the output is a binary number (4 – bit).

Draw the truth table for the Output Function (1 Mark)

Input

Output

W X Y Z A B C D

  1. You are provided with two 8- to-1 MUXs, so how many functions can you implement with them? (0.5 Marks)
  2. Which of the following functions would you implement with MUX and also give their Logic Diagram using MUX.(1 Mark)
  3. Give the PIN Configuration of the 8-to-1 MUX provided to you in the lab.(1 Mark)
  1. Give the Boolean expressions for the remaining two functions and also give their Logic Diagram (You can only use 3-input NAND Gate).(1 Mark)
  2. The 4 outputs ABCD are in binary (BCD), so we will have to use a BCD to 7-segment Decoder to drive the 7-segment LED Display. Look for the BCD to 7-segment Decoder IC in the lab and give its number and PIN Configuration. Look up on internet for the data sheet of this IC.(1 Mark)
  3. Draw the truth table for the above IC (1 Mark)

Inputs Outputs A B C D a b c d e f g

  1. After selecting the decoder IC you need a 7-Segment LED Display. It comes in two configurations Common Anode and Common Cathode. Differentiate between them by drawing their Circuit Configuration (Showing their connection to ground and power supply and logic level of inputs for each). (1 Mark)